Pipelining overlaps the stages of different instructions, like an assembly line, so a CPU can finish about one instruction per clock cycle.